

L Number	Hits	Search Text	DB	Time stamp
-	160	rcik with wclk	USPAT	2004/03/04 11:14
-	10	(rcik with wclk) with (phase margin)	USPAT	2004/03/02 17:52
-	2	4.clm.	USPAT	2004/03/01 13:18
-	15	(rcik with wclk) same phase	USPAT	2004/03/01 13:22
-	1214	"read clock" with "write clock"	USPAT	2004/03/02 17:53
-	3	("read clock" with "write clock") with "phase relationship"	USPAT	2004/03/03 15:08
-	6	((("read clock" with "write clock") with phase) same bus	USPAT	2004/03/01 13:26
-	160	("read clock" with "write clock") with phase	USPAT	2004/03/01 14:26
-	7	(rcik with wclk) with bus	USPAT	2004/03/01 17:05
-	51	"read clock" with "write clock" with bus	USPAT	2004/03/01 18:15
-	14	"read clock" with "write clock" and micron.as.	USPAT	2004/03/01 18:15
-	15	(rcik with wclk) same phase	USPAT	2004/03/02 17:53
-	0	(rcik with wclk) same bidirectional	USPAT	2004/03/02 17:53
-	6	"read clock" with "write clock" same bidirectional	USPAT	2004/03/02 17:54
-	84	"read clock" with "write clock" same synchronous	USPAT	2004/03/02 17:57
-	23	"read clock" with "write clock" same phase adj (alignment relationship offset shift)	USPAT	2004/03/03 17:34
-	86	"read clock" with "write clock" same (pll dll)	USPAT	2004/03/02 18:11
-	1	"800191"	US-PGPUB	2004/03/02 18:11
-	3	"800851" "810302" "811256"	US-PGPUB	2004/03/02 18:12
-	18	("read clock" "write clock") with "phase relationship"	USPAT	2004/03/03 15:22
-	163	bus with "phase relationship"	USPAT	2004/03/03 15:22
-	27	64.clm.	USPAT	2004/03/03 16:47
-	417	(return\$3 forwarded) adj clock	USPAT	2004/03/03 16:47
-	36	((return\$3 forwarded) adj clock) same bus	USPAT	2004/03/03 17:12
-	7238	"memory module"	USPAT	2004/03/03 17:12
-	15	"memory module" same "clock lines"	USPAT	2004/03/03 19:18
-	350	bus with "clock lines"	USPAT	2004/03/03 17:31
-	11	70.ab.	USPAT	2004/03/03 17:31
-	23	"clock lines" same phase adj (alignment relationship offset shift)	USPAT	2004/03/03 17:40
-	190	"clock lines" with phase	USPAT	2004/03/03 17:46
-	7	73.ab.	USPAT	2004/03/03 17:37
-	74	rcik with tcik	USPAT	2004/03/04 12:45
-	31	(rcik with tcik) with phase	USPAT	2004/03/03 17:40
-	10	(rcik with tcik) same phase adj (alignment relationship offset shift)	USPAT	2004/03/03 17:56
-	15	"clock lines" with (pll dll)	USPAT	2004/03/03 17:50
-	43	between adj "clock lines"	USPAT	2004/03/03 17:56
-	591	fifo near2 (delay latency)	USPAT	2004/03/03 17:56
-	9	(fifo near2 (delay latency)) same phase adj (alignment relationship offset shift)	USPAT	2004/03/03 18:34
-	181	fifo same phase adj (alignment relationship offset shift)	USPAT	2004/03/03 17:58
-	7	82.ab.	USPAT	2004/03/03 17:58
-	0	6646929.URPN.	USPAT	2004/03/03 18:04
-	3	("5406427"   "5774697"   "6332010").PN.	USPAT	2004/03/03 18:04
-	17	"memory controller" with phase adj (alignment relationship offset shift)	USPAT	2004/03/03 19:05
-	0	"memory controller" same phase adj (alignment relationship offset shift)	IBM_TDB	2004/03/03 19:06
-	0	"memory controller" same phase adj (alignment relationship offset shift)	JPO	2004/03/03 19:07
-	28	"predetermined phase" adj (alignment relationship offset shift)	JPO	2004/03/03 19:08
-	3	"predetermined phase" adj (alignment relationship offset shift)	IBM_TDB	2004/03/03 19:08
-	1863	"predetermined phase" adj (alignment relationship offset shift)	USPAT	2004/03/03 19:08
-	21	("predetermined phase" adj (alignment relationship offset shift)) with bus	USPAT	2004/03/03 19:10

-	59	("predetermined phase" adj (alignment relationship offset shift)) with memory	USPAT	2004/03/03 19:10
-	438	memory same "clock lines"	USPAT	2004/03/03 19:18
-	22	96.ab.	USPAT	2004/03/03 19:18
-	139	mosald.as.	USPAT	2004/03/04 11:33
-	15	"advanced memory".as.	USPAT	2004/03/04 11:39
-	1529	memory adj (device module) same clock near2 (generat\$3 regenerat\$3)	USPAT	2004/03/04 11:50
-	950	memory adj (device module) with clock near2 (generat\$3 regenerat\$3)	USPAT	2004/03/04 11:50
-	158	"memory module" same clock near2 (generat\$3 regenerat\$3)	USPAT	2004/03/04 11:50
-	15	3.ab.	USPAT	2004/03/04 11:53
-	21	(clk with tclk) same bus	USPAT	2004/03/04 12:45
-	5	("6215727"   "6347367"   "6370053"   "6377510"   "6424555").PN.	USPAT	2004/03/04 13:51
-	5	"predetermined phase" with pair near2 clock\$1	USPAT	2004/03/04 13:57
-	42	"predetermined phase" with bus	USPAT	2004/03/04 17:03
-	442	hitachi.as. and "memory controller"	USPAT	2004/03/04 15:59
-	46	hitachi.as. and "memory controller".ab.	USPAT	2004/03/04 14:31
-	194	hitachi.as. and "predetermined phase"	USPAT	2004/03/04 15:06
-	66	clock adj line\$1 with tap\$4	USPAT	2004/03/04 15:30
-	186	bus adj line\$1 with tap\$4	USPAT	2004/03/04 15:27
-	9	(forward with reverse) with (dll pll)	USPAT	2004/03/04 15:27
-	19	18.clm.	USPAT	2004/03/04 15:27
-	72	clock adj line\$1 with feedback	USPAT	2004/03/04 15:30
-	642	hitachi.as. and "clock generator"	USPAT	2004/03/05 12:17
-	30	hitachi.as. and "clock generator".ab.	USPAT	2004/03/04 16:00
-	4	("4989223"   "5548620"   "5706474"   "5933623").PN.	USPAT	2004/03/04 16:12
-	609	"read clock" near (generat\$3 regenerat\$3)	USPAT	2004/03/04 17:01
-	14	("read clock" near (generat\$3 regenerat\$3)) same memory adj (system device module)	USPAT	2004/03/04 16:48
-	18	separate adj (read near write) adj (clk clock)	USPAT	2004/03/04 16:49
-	34	29.ab.	USPAT	2004/03/04 17:01
-	17	"fixed phase" with bus	USPAT	2004/03/04 17:44
-	14	(pll dll) with tap\$4 near (center midpoint)	USPAT	2004/03/04 20:27
-	4	(bus clock) adj line with tap\$4 near (center midpoint)	USPAT	2004/03/04 17:45
-	589	(pll dll) with (center midpoint)	USPAT	2004/03/04 17:47
-	3	((pll dll) with (center midpoint)) with bus	USPAT	2004/03/04 19:09
-	67	clock with tap\$4 near (center midpoint)	USPAT	2004/03/04 18:01
-	33	42.ab.	USPAT	2004/03/04 17:57
-	345	feedback with tap\$4 near (center midpoint)	USPAT	2004/03/04 18:00
-	16	47.ab.	USPAT	2004/03/04 18:01
-	14	49.ab.	USPAT	2004/03/04 18:01
-	276	phase near4 tap\$4 near (center midpoint)	USPAT	2004/03/04 19:07
-	279	"phase relationship" with (center midpoint)	USPAT	2004/03/04 20:50
-	7	((pll dll) with (center midpoint)) same bus	USPAT	2004/03/04 19:09
-	11	(adjust\$3 regulat\$3) adj phase near2 (center midpoint)	USPAT	2004/03/04 20:49
-	87	(adjust\$4 regulat\$3) adj2 phase with bus	USPAT	2004/03/04 19:50
-	0	(pll dll) with tap\$4 near (midway middle)	USPAT	2004/03/04 20:28
-	104	(pll dll) with (midway middle)	USPAT	2004/03/04 20:28
-	25	(adjust\$3 regulat\$3) adj phase with (middle midway)	USPAT	2004/03/04 20:49
-	35	"phase relationship" with (midway middle)	USPAT	2004/03/04 20:52
-	733	(midway middle midpoint center centerpoint) adj2 (path trace line) with phase	USPAT	2004/03/06 13:06
-	26	63.ab.	USPAT	2004/03/04 20:53
-	153	(midway middle midpoint center centerpoint) adj2 (path trace line) with clock	USPAT	2004/03/04 21:32
-	0	6584576.URPN.	USPAT	2004/03/04 21:11
-	10	("5426771"   "5796673"   "5844438"   "5923198"   "5987576"   "6031787"   "6101612"   "6108795"   "6226754"   "6226757").PN.	USPAT	2004/03/04 21:11

-	133	(midway middle midpoint center centerpoint) adj2 (path trace line) with synchroniz\$3	USPAT	2004/03/04 21:32
-	77	(midway middle midpoint center centerpoint) adj2 (path trace line) with phase adj (difference alignment relationship)	USPAT	2004/03/04 21:36
-	255	rambus.as.	USPAT	2004/03/05 11:43
-	1	6426984.URPN.	USPAT	2004/03/05 10:09
-	8	("4847867"   "5355391"   "5432823"   "5485490"   "5619158"   "5724392"   "6049846"   "6233294").PN.	USPAT	2004/03/04 21:52
-	3	"6336190"	USPAT	2004/03/05 11:37
-	10	"memory module" with ("read clock" rclk)	USPAT	2004/03/05 12:14
-	9	("5778446"   "5890195"   "5917760"   "5987244"   "6125421"   "6154821"   "6182112"   "6442644"   "6445624").PN.	USPAT	2004/03/05 11:55
-	18	"memory module" same ("read clock" rclk)	USPAT	2004/03/05 12:14
-	106	hitachi.as. and "clock generator".clm.	USPAT	2004/03/05 12:37
-	2276	365/233.ccls.	USPAT	2004/03/05 12:37
-	404	365/233.ccls. and (clock timing) adj (generator regenerator)	USPAT	2004/03/05 12:38
-	7	365/233.ccls. and (read\$3 rclk) near2 (clock timing) adj (generator regenerator)	USPAT	2004/03/05 12:39
-	425	memory adj (controller device) with calibrat\$3	USPAT	2004/03/05 13:28
-	35	35.ab.	USPAT	2004/03/05 13:31
-	102	"memory bus" with (generator regenerator)	USPAT	2004/03/05 13:37
-	2	"memory bus" with (rclk "read clock")	USPAT	2004/03/05 13:38
-	66	"clock buffer" with (rclk "read clock")	USPAT	2004/03/05 13:56
-	11	external adj clock adj driver	USPAT	2004/03/05 15:17